Abstract-Current analog harmonic rejection mixers typically provide 30-40 dB of harmonic rejection, which is often not sufficient. We present a mixed analog-digital approach to harmonic rejection mixing that uses a digital interference canceler to reject the strongest interferer. Simulations indicate that, given a practical RF scenario, the digital canceler is able to improve the signal-to-interference ratio by 30-45 dB.
I. INTRODUCTION

S
WITCHING mixers have good high-level signal behaviour but suffer from harmonic downmixing. RF signals present at multiples of the local oscillator (LO) frequency , termed harmonic images, will be down-mixed to baseband thus causing interference to the desired signal. This lack of harmonic rejection (HR) needs to be addressed in the design of receivers.
In traditional single-band direct-conversion receiver frontends, a fixed high-order RF filter is sufficient to attain good HR. Multiband receivers require a tracking RF filter or multiple RF filters. Such RF tracking filters typically consume a lot of power [1] and take up much die or board space, which makes both solutions unattractive for CMOS integration.
The requirements of the RF filters are exacerbated by the use of square waves as the LO waveform or the use of switching mixers in the frontend [2] . In a direct-conversion receiver, the (baseband) output of the mixer is the convolution in the frequency domain of the effective LO waveform spectrum with the RF spectrum at the antenna. Thus, the harmonic content of the effective LO waveform determines which frequencies are mixed down to baseband. As the effective LO waveform contains many strong harmonics, the mixer offers less HR compared to a multiplier with a sinusoidal LO. Still, square waves are preferred over sinusoids, especially for flexible spectrum access [2] , because the former are easier to produce over a wide frequency range in an IC using digital circuits. Unwanted mixing products, such as the third and fifth harmonic images, can be cancelled by using multiple mixers. Each mixer is driven by a LO square wave of different duty cycle. Their outputs are combined in a weighted sum to form the final output. Provided the mixers operate linearly from RF to IF, this parallel mixer structure may be treated as a single mixer from a system point-of-view. The effective aggregate LO waveform, is simply the weighted sum of the individual LO waveforms, see Fig. 1 . The duty cycles and weights of each LO waveform are chosen so that the aggregate LO waveform contains a reduced set of harmonics. The more mixing paths are introduced, the less harmonics are present in the aggregate waveform. In practice, the LO signals are generated using a multi-phase clock generator. This technique has been successfully applied in CMOS transmitters [3] and in receivers [4] , [5] . In [4] , the average harmonic rejection across 10 chips is around 40 dB and in [5] the HR ratio is around 42 dB. This is often not enough. Suppose you want to receive a TV signal at MHz. A nearby GSM transmitter at about 900 MHz can produce up to 0 dBm at the antenna. It will completely corrupt the TV signal.
In this paper, we present a new two-stage HR concept with a focus on the system level. In addition to HR in the analog domain, we obtain additional HR in the digital domain. A digital solution was chosen because of the need for high-accuracy signal manipulation. Our method requires a second observation of the complex baseband signal in order to reduce the interference caused by the residual harmonic images. This observation is produced by means of two analog subtractors and two additional ADCs.
In Section II, we will introduce a system model of a single mixer. In Section III, the extended multipath mixer is explained. Section IV explains the digital algorithm. This is followed by Section V, which presents our simulation results. Finally, Section VI offers the conclusions.
II. MIXERS-A SYSTEM MODEL
The (differential) mixer shown in Fig. 2 
where denotes the real part, is the LO frequency in rad/s and denotes the complex conjugate. The RF signal corresponding to can be found at a multiple of the LO frequency, namely
. Also consider the LO signal as its Fourier series: (2) where are the Fourier series coefficients of the LO waveform.
The output after the lowpass filter is calculated by multiplying (1) by (2) and removing the high-frequency components:
Equation (3) shows that the strength of the harmonic images down mixed to baseband depend on the Fourier series of the LO waveform. For instance, when the 3rd harmonic is absent from the LO waveform , the third harmonic image , found at an RF frequency of 3 rad/s, will not be present in the baseband signal .
III. A QUADRATURE HARMONIC-REJECTION MIXER
Consider the harmonic-rejection mixer block diagram shown in Fig. 3 . The RF signal present at the antenna passes through an RF filter after which it is distributed across four mixers. The top two mixers produce the in-phase channel while the bottom two mixers produce the quadrature channel . For now, we will ignore and . The Fourier series coefficients of the aggregate LO waveform of the I-channel, , and those of the Q-channel, , can be expressed as functions of the Fourier series coefficients of the mixer LO waveforms , , and , which are , , , and respectively. By inspection of Fig. 3 , and are found to be: where and . Thus, the complex baseband output is equal to (4) Given the LO waveforms shown in Fig. 4 , it can be shown that and when (5) or when is even. As a result, the even-order, third and fifth harmonic images are rejected. The first uncancelled harmonic image is the seventh. Thus, the complex baseband output only contains the desired signal assuming that the RF filter at the antenna removes the seventh and higher harmonic images. The RF filter requirements are greatly relaxed compared to a singlemixer case where the filter would have to remove the third and higher harmonic images, assuming a perfect differential system. We will not consider analog mixer circuit details as our main focus is on the concept. In fact, there are many ways to implement the scheme mentioned, e.g., weighted Gilbert cells [3] .
A. Achievable Harmonic Rejection Ratio
Unfortunately, complete rejection of the harmonic images as specified by (5) through the principle outlined above, only applies when the LO waveforms , , and are exactly as specified in [3] . In practice, the LO waveforms are derived from an eightphase clock. Such a multi-phase clock has dynamic and static timing errors. These errors reduce the amount of HR. In [6] it is shown that static timing errors are typically dominant over dynamic timing errors.
Assuming the multi-phase clock frequency is exact, seven out of the eight clock edges can have static timing errors, , as there are seven degrees of freedom. A second source of error that limits the HR ratio is a deviation in the required ratio between the paths, see Fig. 3 . A perfect ratio is hard to achieve in hardware owing to component mismatches and the fact that is an irrational ratio. In addition to limiting the achievable HR, the aforementioned errors also cause I/Q imbalance. There exist many solutions to the I/Q imbalance problem and we will therefore not cover I/Q imbalance here. Instead, we refer to [7] , [8] and the references therein.
B. Improving the Harmonic Rejection
The harmonic rejection ratio (HRR) can be improved by admittance scaling [6] , [9] the clock generator and mixer circuits at the cost of increased power consumption. Scaling the admittance of a circuit by a factor decreases the amplitude mismatch by a factor and increases its power consumption by a factor . The same holds for timing mismatch errors. However, increasing the HR performance considerably, e.g., from 40 to greater than 70 dB, through admittance scaling (i.e., wider transistors) would increase the power consumption from milliwatts to watts, which is clearly undesirable.
A second approach to improve the HRR is to calibrate the timing of the multi-phase clock using analog techniques. This solution requires many calibration points within the circuit as each clock edge must be controlled. A purely digital HRR-enhancement technique is preferable because it is more scalable, easier to migrate to a new IC process and it can be designed independently from the analog front-end. We present such a technique based on interference cancellation in Section IV.
IV. AN INTERFERENCE CANCELLATION TECHNIQUE FOR ADDITIONAL HARMONIC REJECTION
Interference cancellation techniques based on LMS adaptive filtering have been used in a wide variety of situations, such as active noise canceling [10] , beam forming and radar [11] . The concept is to subtract an estimate of the interferer from the contaminated desired signal. This estimate is scaled and rotated by an adaptive filter to remove any phase or amplitude difference between the interference in the two paths.
In our application, the contaminated desired signal is and the estimate of the interference is . The signal is produced by subtracting instead of adding the paths as is shown in Fig. 3 . The signal can be expressed as
where and . The signals that are attenuated in are not attenuated in and vice versa. So, forms an estimate of the interference as the desired signal is attenuated, while the interference is not.
From (4), it is clear that the desired signal contains both the signals and their complex conjugates . In order to reject the harmonic images, both and for must be canceled by the interference canceler. Thus, we must apply two-input MISO interference canceling [12] , [13] , where and serve as the two inputs. Before we can supply the digital interference canceler with the signals and , we must convert them to the digital domain using two analog-digital converters (ADCs) with complex-valued inputs.
A. From Analog to Digital
The two complex analog signals and are sampled by four ADCs. The ADCs share a common clock and are therefore synchronized. Assuming that the anti-aliasing filters in front of the ADCs are perfect, we have two complex discrete-time signals and , which are defined as where is the time (in seconds) between each sample of the ADCs and is the sample index.
We will simply write and instead of and from this point onward as the remainder of the paper focuses on discrete-time digital signal processing only.
The quantization noise in needs to be lower than the desired additional HR achieved by the digital part. The additional ADCs, used to sample , require at least bits, where S is the minimum desired suppression in dB and denotes rounding up to the nearest integer.
B. Digital Interference Canceler
Fig . 5 shows the proposed discrete-time HR structure. It comprises two one-tap complex finite-impulse response (FIR) filters, a complex-conjugate operator block (to produce ) and an adder with two negating inputs. The filter weights and rotate and scale and such that the phase and amplitude of the strongest harmonic image lines up with the same harmonic image in . In effect, the power of the strongest harmonic image is greatly reduced in the output signal . The output can be written as
As each harmonic image in has a different phase and amplitude with respect to , each harmonic image requires a different value of and to cancel. In effect, the interference canceler can reject only one harmonic image. This may seem like a big disadvantage but the probability that more than one very strong harmonic image is present at RF is quite low. Also consider the fact that the analog part already provides 40 dB of rejection and that this does not include the additional rejection offered by an RF filter.
C. Obtaining the Filter Weights and
The filter weights and are estimated using the LMS adaptive filter algorithm [13] . This algorithm was chosen for its simple implementation in hardware, its robustness and the fact that the convergence conditions are well understood.
The optimum least-squares filter weights are obtained by minimizing the following cost function [13] with respect to : (8) where (9) (10)
denotes the Hermitian operator and denotes the expectation operator.
Note that and can be expressed as functions of the , , and coefficients. Due to limited article space, this is left as an exercise for the reader. As the coefficients depend on the LO static timing errors and mismatches in the ratio, the algorithm is able to compensate for both.
The LMS adaptive filter algorithm [13] minimizes (8) without requiring explicit knowledge of the statistics in (9) and (10) by using the following filter update rule: (11) where the learning coefficient for stability, is an estimate of at time and (12) The algorithm requires a total of four complex multiplies, four complex add/subtracts and two complex-times-scalar multiplies per sample, which is negligble compared to the remaining digital baseband operations, such as channel selection, synchronization and equalization. Simulations were performed to evaluate the HR performance of the algorithm.
V. SIMULATIONS
The LMS adaptation coefficient is chosen to be . This proved to be a good tradeoff between convergence time, which is around 30.000 samples, and accuracy.
In order to verify that our algorithm works, we performed a simulation of the HR mixer and compensator. The static timing errors of the multi-phase clock generator are drawn from a zero mean gaussian distributed process with a standard deviation equal to 0.5% of the aggregate LO period. The ratio was approximated by 1:1.4. This results in HR figures from 30 to 40 dB for the analog part. The simulations do not include an RF filter.
In the first simulation, five sinusoidal signals (the desired and four harmonic images) are present at the antenna. Their base- , except for the 3rd harmonic image, which is 50 dB. This scenario represents a typical case where there is one very strong interferer and several weaker ones. Complex AWG noise is added to each baseband-equivalent signal to simulate RF noise. This figure was chosen low to be able to show clear signal spectra. The ADCs have an infinite number of bits. Fig. 6 shows the spectra of the mixer output , the interference output and the compensated output . From the spectrum, it is clear that the HR offered by the analog mixer is not sufficient. The 3rd harmonic image is 10.4 dB stronger that the desired signal. The signal indeed estimates the interference: the desired signal is suppressed while the 3rd and 5th harmonic images are boosted.
The dominating signal in the compensated signal is the desired signal, as shown by its spectrum in Fig. 6 . The third harmonic image is found at 76.9 dB, which is a decrease of 87.3 dB. As the other harmonic images are not rejected, the final signal-to-interference ratio will be determined by these images.
To show the systems works with a modulated signal and realistic ADC quantization errors, the desired signal is changed to a random 16-QAM signal centered at and a bandwidth equal to the baseband bandwidth. Given 35 dB of analog HR and 50 dB stronger interference, we require 35 dB of digital HR for a 20-dB SNR so 6 bits are needed for the additional ADCs. The main ADCs use 10 bits. The constellation diagrams of (left) and (right) are shown in Fig. 7 . The constellation plot of clearly shows a 16-QAM constellation, while the plot does not. As ADC power scales with , the additional ADCs add an insignificant amount of power to the system while they improve the total HR performance greatly.
The signal-to-interference ratio (SIR) after compensation depends on the RF scenario, the ratio errors and the timing errors . Therefore, a simple performance estimate of the SIR is not tractable. However, an indication of the compensator's performance can be given in the form of a SIR scatter plot and its distribution, as shown in Fig. 8 . The plots were produced by taking 1000 different realizations of and determining the SIR of and for each realization. The RF scenario was kept the same as used in Fig. 6 and the ADCs use an infinite number of bits. From the histogram it is clear that the compensation structure provides an increase of more than 36 dB in 90% of the cases. The mean SIR at the output is 30.3 dB, an increase of 41.9 dB.
A strong even-order harmonic image can also be compensated, although not as effectively as the 3rd or the 5th because even-order harmonic images are suppressed in the interference estimate . This can be improved if a better estimate of the even-order harmonic interference is used together with two extra 1-tap filters.
VI. CONCLUSIONS
We have presented a method to increase the harmonic rejection (HR) of an analog HR mixer by means of an adaptive compensation structure. The structure comprises two complex 1-tap FIR filters and a complex conjugation block. The filter weights are obtained by the LMS adaptive filter algorithm.
The proposed method is able to reject the strongest harmonic image. The final signal-to-interference ratio (SIR) at the output depends strongly on the static timing errors of the aggregate LO waveform and RF signals present at the antenna. Therefore, it is intractable to provide a performance figure valid for all cases. The effectiveness of our solution is shown by means of statistical simulation: a SIR increase of more than 36 dB is found in 90% of the cases. The mean SIR increase is 41.8 dB.
